Low Temperature III-V and Si Wafer Bonding with Lateral Outgassing Channels

A direct wafer bonding condition for III-V and Si integration has been demonstrated, which employs lateral outgassing channel grids, manually mates wafers at atmospheric pressure and anneals at a relatively low temperature of 230°C.

Authors

Institutions

Publication Details

Published
2024-08-04
DOI
https://doi.org/10.1109/cleo-pr60912.2024.10676891
Primary Topic
3D IC and TSV technologies
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Low Temperature III-V and Si Wafer Bonding with Lateral Outgassing Channels

Sushil Tandukar, Il‐Sug Chung, Sangmin Oh, Jaeseong Jeon
3D IC and TSV technologies
article

Low Temperature III-V and Si Wafer Bonding with Lateral Outgassing Channels

Sushil Tandukar, Il‐Sug Chung, Sangmin Oh, Jaeseong Jeon
article en

Abstract

A direct wafer bonding condition for III-V and Si integration has been demonstrated, which employs lateral outgassing channel grids, manually mates wafers at atmospheric pressure and anneals at a relatively low temperature of 230°C.

Ulsan National Institute of Science and Technology (KR)
Affordable and clean energy
Openalex Percentile: Top 87%
3D IC and TSV technologies
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Low Temperature III-V and Si Wafer Bonding with Lateral Outgassing Channels — Sushil Tandukar, Il‐Sug Chung, et al. · (2024) | TGRS Research Map | TGRS