Hardware Implementation of Montgomery Modular Multiplication Based on New Compressor-4:2 Design

Modular Multiplication (MM) plays a crucial role in public key cryptography and random numbers generation. Montgomery Modular Multiplication (MMM) Algorithm is the most popular method used for performing this operation. Currently, there are various Field Programmable Gate Array (FPGA)-based optimizations targeting the MMM implementation. However, many of these works suffer from complex critical path where multiplications and carry propagate additions are calculated at each clock cycle. This leads to a low computation throughput and limited frequency. This paper presents an efficient FPGA implementation of the MMM algorithm using compressors-4:2 (Comp-4:2s). Our objective is to realize a Hardware (HW) architecture which presents a best trade-off between computation throughput and occupied area. The execution performances of the MMM depend on both parameters: the radix-r and the modulus size. In fact, when the radix increases, the algorithm requires multiplications of form digits[Formula: see text][Formula: see text][Formula: see text]operands. On the other hand, when a long modulus is used, the HW implementation of the MMM needs long carry propagation paths. In this work we propose an approach to circumvent the required multiplications by decomposing the digits into coefficients powers of 2. Then, the multiplications are carried out by simple shifts and additions. The Carry Save Adders (CSAs) are employed to avoid the use of long carry chains. However, the combination of CSAs and the used radixes requires four-input adders. Our implementation is based on using the Comp-4:2s for the realization of regular CSAs structures. The challenge consists in the development of an optimized Comp-4:2 which must be completely integrated in single FPGA Slice. Our implementation solution allows the achievement of high computation throughput. The obtained critical path delay is independent of the operand size. The implementation on Virtex-7 circuit using a modulus of 1024-bit size shows that the MMM run in 1.31 and requires 2342 Slices.

Authors

Institutions

Publication Details

Journal
Journal of Circuits Systems and Computers
Published
2024-09-20
DOI
https://doi.org/10.1142/s0218126625500926
Primary Topic
Cryptography and Residue Arithmetic
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Hardware Implementation of Montgomery Modular Multiplication Based on New Compressor-4:2 Design

M. Issad, Bachir Boudraa, Mohamed Anane
Journal of Circuits Systems and Computers
Cryptography and Residue Arithmetic
article

Hardware Implementation of Montgomery Modular Multiplication Based on New Compressor-4:2 Design

M. Issad, Bachir Boudraa, Mohamed Anane
article en

Abstract

Modular Multiplication (MM) plays a crucial role in public key cryptography and random numbers generation. Montgomery Modular Multiplication (MMM) Algorithm is the most popular method used for performing this operation. Currently, there are various Field Programmable Gate Array (FPGA)-based optimizations targeting the MMM implementation. However, many of these works suffer from complex critical path where multiplications and carry propagate additions are calculated at each clock cycle. This leads to a low computation throughput and limited frequency. This paper presents an efficient FPGA implementation of the MMM algorithm using compressors-4:2 (Comp-4:2s). Our objective is to realize a Hardware (HW) architecture which presents a best trade-off between computation throughput and occupied area. The execution performances of the MMM depend on both parameters: the radix-r and the modulus size. In fact, when the radix increases, the algorithm requires multiplications of form digits[Formula: see text][Formula: see text][Formula: see text]operands. On the other hand, when a long modulus is used, the HW implementation of the MMM needs long carry propagation paths. In this work we propose an approach to circumvent the required multiplications by decomposing the digits into coefficients powers of 2. Then, the multiplications are carried out by simple shifts and additions. The Carry Save Adders (CSAs) are employed to avoid the use of long carry chains. However, the combination of CSAs and the used radixes requires four-input adders. Our implementation is based on using the Comp-4:2s for the realization of regular CSAs structures. The challenge consists in the development of an optimized Comp-4:2 which must be completely integrated in single FPGA Slice. Our implementation solution allows the achievement of high computation throughput. The obtained critical path delay is independent of the operand size. The implementation on Virtex-7 circuit using a modulus of 1024-bit size shows that the MMM run in 1.31 and requires 2342 Slices.

Journal of Circuits Systems and ComputersVol. 34(04)
University of Sciences and Technology Houari Boumediene (DZ), Centre de Développement des Technologies Avancées (DZ)
Affordable and clean energy
Openalex Percentile: Top 75%
Cryptography and Residue Arithmetic
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.