Mining signal temporal logic specifications for hybrid systems

Several approaches have been proposed over the years to automatically generate specifications of digital systems by means of dynamic techniques, which are now ripe to be applied in large-scale industrial scenarios. On the other hand, the automatic extraction of specifications for the hybrid domain, where systems express both discrete and continuous behaviours, remains mainly unexplored. Therefore, in this paper, we propose a tool for dynamically mining the specifications of hybrid systems in the form of assertions compliant with the Signal Temporal Logic (STL), which has been proven to be effective at capturing the behaviours of such systems. Our approach takes as input a set of execution traces of the target system and mixes clustering and decision-tree algorithms to generate STL assertions that describe what has been actually implemented.

Authors

Institutions

Publication Details

Published
2024-09-04
DOI
https://doi.org/10.1109/fdl63219.2024.10673843
Citations
1
Primary Topic
Formal Methods in Verification
Type
article
Field-Weighted Citation Impact
0.36
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Mining signal temporal logic specifications for hybrid systems

Samuele Germiniani, Graziano Pravadelli, Daniele Nicoletti
1 citations
Formal Methods in Verification
0.36
article

Mining signal temporal logic specifications for hybrid systems

Samuele Germiniani, Graziano Pravadelli, Daniele Nicoletti
article en
1 citations

Abstract

Several approaches have been proposed over the years to automatically generate specifications of digital systems by means of dynamic techniques, which are now ripe to be applied in large-scale industrial scenarios. On the other hand, the automatic extraction of specifications for the hybrid domain, where systems express both discrete and continuous behaviours, remains mainly unexplored. Therefore, in this paper, we propose a tool for dynamically mining the specifications of hybrid systems in the form of assertions compliant with the Signal Temporal Logic (STL), which has been proven to be effective at capturing the behaviours of such systems. Our approach takes as input a set of execution traces of the target system and mixes clustering and decision-tree algorithms to generate STL assertions that describe what has been actually implemented.

University of Verona (IT)
Openalex Percentile: Top 36%
Formal Methods in Verification
0.36
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.