Smaller Bond Pad for Device Reliability

The reliability of smaller scribe line & bond pads has been evaluated in this work to improve cost-efficiency from lesser wafer space consumption. Both fully automatic probers with probe cards and semi-auto probers with micro positioners have been analyzed. Two cantilever types of probe cards have been assessed. Various reliability test method [10,11] with Wafer Level Reliability have been assessed for transistor, capacitor, and metal lines. The wafer level probing was conducted on probe chuck at room temperature, 150°C and 175°C. The bondability with smaller bond pads was collaborated with two external assembly houses using ceramic dual-line package. Wire Bond Shear [12] and Wire Bond Pull [13] tests have been carried out to check the reliability of bonding. Package Level Reliability Electromigration and Time Dependent Dielectric Breakdown tests have been executed at 220°C and 175°C to confirm the reliability impact from smaller bond pads.

Authors

Publication Details

Published
2024-09-02
DOI
https://doi.org/10.1109/sbmicro64348.2024.10673772
Primary Topic
Integrated Circuits and Semiconductor Failure Analysis
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Smaller Bond Pad for Device Reliability

Lee Kuan Fang, Ng Hong Seng, Florinna Sim, Deborah Debbie Anak Philip et al.
Integrated Circuits and Semiconductor Failure Analysis
article

Smaller Bond Pad for Device Reliability

Lee Kuan Fang, Ng Hong Seng, Florinna Sim, Deborah Debbie Anak Philip, Eddie Chaim Tau Tat, Jerald Sim Mong Joo
article en

Abstract

The reliability of smaller scribe line & bond pads has been evaluated in this work to improve cost-efficiency from lesser wafer space consumption. Both fully automatic probers with probe cards and semi-auto probers with micro positioners have been analyzed. Two cantilever types of probe cards have been assessed. Various reliability test method [10,11] with Wafer Level Reliability have been assessed for transistor, capacitor, and metal lines. The wafer level probing was conducted on probe chuck at room temperature, 150°C and 175°C. The bondability with smaller bond pads was collaborated with two external assembly houses using ceramic dual-line package. Wire Bond Shear [12] and Wire Bond Pull [13] tests have been carried out to check the reliability of bonding. Package Level Reliability Electromigration and Time Dependent Dielectric Breakdown tests have been executed at 220°C and 175°C to confirm the reliability impact from smaller bond pads.

Affordable and clean energy
Openalex Percentile: Top 87%
Integrated Circuits and Semiconductor Failure Analysis
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.