An Edge Accelerator With 5 MB of 0.256-pJ/bit Embedded RRAM and a Localization Solver for Bristle Robot Surveillance

Accelerators for miniaturized robots addressing tasks such as autonomous surveillance need to balance their compute capabilities against the requirements for low energy use and a compact form factor imposed by the small size of the platforms. Many applications require machine learning (ML) inference for perception tasks as well as estimation of the robot’s own trajectory for localization. The paradigm of using large on-die memories to store deep neural network (DNN) weights on-chip has the potential to yield improved efficiency by reducing off-chip memory accesses. By implementing these large weight stores on-die using an embedded nonvolatile memory (eNVM) technology, density can be improved while leakage can be reduced using power-down modes. Furthermore, the localization workflow requires the evaluation of state equations with concurrent addition operations. This presents a potential bottleneck, motivating a dedicated localization block. We introduce an accelerator combining a resistive random access memory (RRAM)-based inference subsection and a localization accelerator block using an SRAM-like cross-coupled structure. The inference subsection combines INT8 matrix datapaths with 5 MB of RRAM (<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$2.07~{\mathrm {Mb/mm}^{2}}$ </tex-math></inline-formula> considering the <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$20.25\text {-}\mathrm {mm}^{2}$ </tex-math></inline-formula> die) at 0.256 pJ/bit and 12.8 GB/s, and supports an SRAM-retentive power-down mode consuming <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$110~\mathrm {\mu W}$ </tex-math></inline-formula>. At full utilization, at <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$V_{\text {MIN}}$ </tex-math></inline-formula>, throughput is 102.4 GOPS and efficiency is 0.84 TOPS/W. The localization block allows voltage-pulse-driven data updates to support concurrent in-place addition to address the related bottleneck.

Authors

Institutions

Publication Details

Journal
IEEE Journal of Solid-State Circuits
Published
2024-09-19
DOI
https://doi.org/10.1109/jssc.2024.3457676
Citations
1
Primary Topic
Advanced Memory and Neural Computing
Type
article
Field-Weighted Citation Impact
0.21

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

An Edge Accelerator With 5 MB of 0.256-pJ/bit Embedded RRAM and a Localization Solver for Bristle Robot Surveillance

Azadeh Ansari, Zhijian Hao, Meng‐Fan Chang, Sigang Ryu et al.
1 citations
IEEE Journal of Solid-State Circuits
Advanced Memory and Neural Computing
0.21
article

An Edge Accelerator With 5 MB of 0.256-pJ/bit Embedded RRAM and a Localization Solver for Bristle Robot Surveillance

Azadeh Ansari, Zhijian Hao, Meng‐Fan Chang, Sigang Ryu, Samuel Spetalnick, Ashwin Sanjay Lele, Jong‐Hyeok Yoon, Muya Chang, Win-San Khwa, Brian Crafton, Arijit Raychowdhury, Yu-Der Chih
article en
1 citations

Abstract

Accelerators for miniaturized robots addressing tasks such as autonomous surveillance need to balance their compute capabilities against the requirements for low energy use and a compact form factor imposed by the small size of the platforms. Many applications require machine learning (ML) inference for perception tasks as well as estimation of the robot’s own trajectory for localization. The paradigm of using large on-die memories to store deep neural network (DNN) weights on-chip has the potential to yield improved efficiency by reducing off-chip memory accesses. By implementing these large weight stores on-die using an embedded nonvolatile memory (eNVM) technology, density can be improved while leakage can be reduced using power-down modes. Furthermore, the localization workflow requires the evaluation of state equations with concurrent addition operations. This presents a potential bottleneck, motivating a dedicated localization block. We introduce an accelerator combining a resistive random access memory (RRAM)-based inference subsection and a localization accelerator block using an SRAM-like cross-coupled structure. The inference subsection combines INT8 matrix datapaths with 5 MB of RRAM (<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$2.07~{\mathrm {Mb/mm}^{2}}$ </tex-math></inline-formula> considering the <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$20.25\text {-}\mathrm {mm}^{2}$ </tex-math></inline-formula> die) at 0.256 pJ/bit and 12.8 GB/s, and supports an SRAM-retentive power-down mode consuming <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$110~\mathrm {\mu W}$ </tex-math></inline-formula>. At full utilization, at <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$V_{\text {MIN}}$ </tex-math></inline-formula>, throughput is 102.4 GOPS and efficiency is 0.84 TOPS/W. The localization block allows voltage-pulse-driven data updates to support concurrent in-place addition to address the related bottleneck.

IEEE Journal of Solid-State CircuitsVol. 60(1)
Georgia Institute of Technology (US), Daegu Gyeongbuk Institute of Science and Technology (KR), Korea Aerospace University (KR), Taiwan Semiconductor Manufacturing Company (Taiwan) (TW)
Semiconductor Research Corporation
Openalex Percentile: Top 48%
Advanced Memory and Neural Computing
0.21
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.