Design of High-Speed Low Power 4-bit ALU Using CNTFET

As the electronic semiconductor sector undergoes downsizing, there are many challenges, including scaling, short-channel impacts, leakage currents and stability. Carbon Nanotubes (CNT) have emerged as an exciting new invention that can overcome the limitations of CMOS while maintaining high efficiency and dependability. The Arithmetic and Logical Unit (ALU) is the central operational programmable logic component that exists in microprocessors, and real-time computer chips. Traditional Arithmetic Logic Units (ALUs) were created utilizing CMOS technology, leading to high power usage, delays, as well as transistor count. This article specifically addresses the conceptualization and development of a hybrid Arithmetic Logic Unit (ALU) employing Carbon Nanotube Field-Effect Transistors (CNTFET). First, a combination of XOR and MUX is developed, which is then utilized to create hybrid adders and subtractors. The study showcases the development, simulation, and evaluation of an enhanced Arithmetic Logic Unit (ALU) utilizing Carbon Nanotube (CNT) technology and compares it to a traditional CMOS implementation using 32 nm technology nodes. The ALU that utilizes Carbon Nanotube (CNT) technology showed higher performance with regard to power usage, propagation delay, and the Power-Delay Product (PDP) when compared to its counterparts depending on CMOS technology.

Authors

Publication Details

Journal
International Journal of Electrical and Electronics Engineering
Published
2024-08-31
DOI
https://doi.org/10.14445/23488379/ijeee-v11i8p104
Citations
3
Primary Topic
Quantum-Dot Cellular Automata
Type
article
Field-Weighted Citation Impact
1.08
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Design of High-Speed Low Power 4-bit ALU Using CNTFET

B. Anjaneyulu, Siva Sankara Reddy N
3 citations
International Journal of Electrical and Electronics Engineering
Quantum-Dot Cellular Automata
1.08
article

Design of High-Speed Low Power 4-bit ALU Using CNTFET

B. Anjaneyulu, Siva Sankara Reddy N
article en
3 citations

Abstract

As the electronic semiconductor sector undergoes downsizing, there are many challenges, including scaling, short-channel impacts, leakage currents and stability. Carbon Nanotubes (CNT) have emerged as an exciting new invention that can overcome the limitations of CMOS while maintaining high efficiency and dependability. The Arithmetic and Logical Unit (ALU) is the central operational programmable logic component that exists in microprocessors, and real-time computer chips. Traditional Arithmetic Logic Units (ALUs) were created utilizing CMOS technology, leading to high power usage, delays, as well as transistor count. This article specifically addresses the conceptualization and development of a hybrid Arithmetic Logic Unit (ALU) employing Carbon Nanotube Field-Effect Transistors (CNTFET). First, a combination of XOR and MUX is developed, which is then utilized to create hybrid adders and subtractors. The study showcases the development, simulation, and evaluation of an enhanced Arithmetic Logic Unit (ALU) utilizing Carbon Nanotube (CNT) technology and compares it to a traditional CMOS implementation using 32 nm technology nodes. The ALU that utilizes Carbon Nanotube (CNT) technology showed higher performance with regard to power usage, propagation delay, and the Power-Delay Product (PDP) when compared to its counterparts depending on CMOS technology.

International Journal of Electrical and Electronics EngineeringVol. 11(8)
Affordable and clean energy
Openalex Percentile: Top 20%
Quantum-Dot Cellular Automata
1.08
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Design of High-Speed Low Power 4-bit ALU Using CNTFET — B. Anjaneyulu, Siva Sankara Reddy N · International Journal of Electrical and Electronics Engineering (2024) | TGRS Research Map | TGRS