Sub-Boltzmann Switching, Hysteresis-Free Charge Modulated Negative Differential Resistance FinFET

The ever-increasing power consumption in integrated circuits has raised concerns about the relentless doubling of transistor density in chips and cost drop per combinational/sequential circuits. To address the physical limit of thermionic emission carrier transport (i.e., subthreshold swing >60 mV/decade at 300 K), alternative charge-transport mechanisms or the implementation of functional substances have been attempted but without appreciable success. One such choice is to take advantage of negative differential resistance with the activation of localized electrons or migration of atom and oxygen vacancies to extend the capabilities of Si-transistors. However, inconsistency in current during forward/reverse bias sweep is confronted as a notable weak point. This work proposes an eye-catching solution to modulating potential distribution between a resistance switching layer and a transistor by employing charge trapping within a hafnium zirconium oxide layer. This approach introduces features advancing the potential of "More Moore" technologies.

Authors

Institutions

Publication Details

Journal
ACS Nano
Published
2024-09-16
DOI
https://doi.org/10.1021/acsnano.4c08977
Citations
2
Primary Topic
Advanced Memory and Neural Computing
Type
article
Field-Weighted Citation Impact
0.42

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Sub-Boltzmann Switching, Hysteresis-Free Charge Modulated Negative Differential Resistance FinFET

Changhwan Shin, Jaehyuk Lim, Donghwan Han, Gwon Kim et al.
2 citations
ACS Nano
Advanced Memory and Neural Computing
0.42
article

Sub-Boltzmann Switching, Hysteresis-Free Charge Modulated Negative Differential Resistance FinFET

Changhwan Shin, Jaehyuk Lim, Donghwan Han, Gwon Kim, Sanghyun Kang, Juho Sung, M.S. Son
article en
2 citations

Abstract

The ever-increasing power consumption in integrated circuits has raised concerns about the relentless doubling of transistor density in chips and cost drop per combinational/sequential circuits. To address the physical limit of thermionic emission carrier transport (i.e., subthreshold swing >60 mV/decade at 300 K), alternative charge-transport mechanisms or the implementation of functional substances have been attempted but without appreciable success. One such choice is to take advantage of negative differential resistance with the activation of localized electrons or migration of atom and oxygen vacancies to extend the capabilities of Si-transistors. However, inconsistency in current during forward/reverse bias sweep is confronted as a notable weak point. This work proposes an eye-catching solution to modulating potential distribution between a resistance switching layer and a transistor by employing charge trapping within a hafnium zirconium oxide layer. This approach introduces features advancing the potential of "More Moore" technologies.

ACS NanoVol. 18(39)
Korea University (KR), Samsung (South Korea) (KR), Sungkyunkwan University (KR)
Ministry of Science, ICT and Future Planning, Ministry of Science and ICT, South Korea
Affordable and clean energy
Openalex Percentile: Top 38%
Advanced Memory and Neural Computing
0.42
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.