Analysis and Design of Wideband Active Single-Sideband Time Modulator in 0.13- <i>μ</i>m CMOS
A wideband active single-sideband time modulator (STM) is proposed in this paper, which achieves high-resolution frequency-independent phase shifting performance through high-precision time delay, eliminating the need for calibrations. The analysis starts with N-step time modulation sequences for the active STM, followed by discussions on enhancing the sideband suppression ratio (SSR) and the effects of quadrature mismatch on SSR. The proposed active STM is based on a periodically controlled active vector modulator with regularly scalable gate-widths, and its timing sequences for control bits feature identical duty cycles and modulation frequency (<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$f_{\mathrm {P}}$ </tex-math></inline-formula>). For verification, a wideband active STM is implemented using 0.13-<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$\mu $ </tex-math></inline-formula>m CMOS technology, which is composed of an input balun and quadrature generator, a periodically controlled 4-bit active vector modulator and a variable-gain stage. Measurement results indicate root mean square (RMS) phase and gain errors ranging from 0.1 to 0.4° and less than 0.2 dB respectively, within a 3-dB frequency range of 13.0 to 20.6 GHz at the maximum gain state. The active STM provides a peak gain of −0.1 dB, an equivalent 10-bit phase control across a 360° range, and a 3-bit gain control spanning 21.0 dB. The measured SSR is below −23.3 dBc, and the instantaneous bandwidth is expanded to <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$16f_{\mathrm {P}}$ </tex-math></inline-formula>. Additionally, the input 1-dB compression point (IP<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$_{\mathrm {1dB}}$ </tex-math></inline-formula>) ranges from 6.1 to 9.3 dBm. The chip occupies a 2.4 mm2 area and consumes 58.8 mW from a 1.2 V supply voltage.
Authors
- Guoxiao Cheng (ORCID: https://orcid.org/0000-0001-6676-532X)
- Qiaoyu Chen (ORCID: https://orcid.org/0000-0002-6948-0343)
- Jindong Zhang (ORCID: https://orcid.org/0000-0002-2654-2268)
- Wen Wu (ORCID: https://orcid.org/0009-0006-0244-1338)
Institutions
- Nanjing University of Science and Technology (CN)
Publication Details
- Journal
- IEEE Transactions on Circuits and Systems I Regular Papers
- Published
- 2024-09-17
- DOI
- https://doi.org/10.1109/tcsi.2024.3456237
- Citations
- 3
- Primary Topic
- Advancements in PLL and VCO Technologies
- Type
- article
- Field-Weighted Citation Impact
- 0.63
Funders
- National Natural Science Foundation of China