Phoenix: A Dynamically Reconfigurable Hybrid Memory System Combining Caching and Migration

With the growing memory requirements of modern data-intensive applications for high performance and large capacity, building hybrid memory systems with different memory technologies has become a dominant trend to satisfy these demands. For better system performance, frequently accessed hot data is fetched into the fast and capacity-limited near memory (NM) while cold data is evicted to the slow and large far memory (FM). In prior works, NM is used as a cache of FM (cNM), part of OS-visible memory (mNM), and a fixed capacity of cNM and mNM. This article presents Phoenix, a novel hybrid memory architecture that harnesses the advantages of both cNM and mNM. The ratio of cNM to mNM is adjustable during runtime to better exploit both temporal and spatial locality benefits for different memory access patterns. All cNM and mNM space is multiplexed to mitigate the data movement overhead for the mode switch between cNM and mNM. In our evaluations, Phoenix outperforms state-of-the-art designs by an average of 18.2% and consumes orders of magnitude less metadata storage space.

Authors

Institutions

Publication Details

Journal
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Published
2024-09-05
DOI
https://doi.org/10.1109/tcad.2024.3455237
Citations
1
Primary Topic
Parallel Computing and Optimization Techniques
Type
article
Field-Weighted Citation Impact
0.49

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Phoenix: A Dynamically Reconfigurable Hybrid Memory System Combining Caching and Migration

Cong Zhou, Shengan Zheng, Yifan Hua, Linpeng Huang et al.
1 citations
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Parallel Computing and Optimization Techniques
0.49
article

Phoenix: A Dynamically Reconfigurable Hybrid Memory System Combining Caching and Migration

Cong Zhou, Shengan Zheng, Yifan Hua, Linpeng Huang, Weihan Kong
article en
1 citations

Abstract

With the growing memory requirements of modern data-intensive applications for high performance and large capacity, building hybrid memory systems with different memory technologies has become a dominant trend to satisfy these demands. For better system performance, frequently accessed hot data is fetched into the fast and capacity-limited near memory (NM) while cold data is evicted to the slow and large far memory (FM). In prior works, NM is used as a cache of FM (cNM), part of OS-visible memory (mNM), and a fixed capacity of cNM and mNM. This article presents Phoenix, a novel hybrid memory architecture that harnesses the advantages of both cNM and mNM. The ratio of cNM to mNM is adjustable during runtime to better exploit both temporal and spatial locality benefits for different memory access patterns. All cNM and mNM space is multiplexed to mitigate the data movement overhead for the mode switch between cNM and mNM. In our evaluations, Phoenix outperforms state-of-the-art designs by an average of 18.2% and consumes orders of magnitude less metadata storage space.

IEEE Transactions on Computer-Aided Design of Integrated Circuits and SystemsVol. 44(3)
Shanghai Jiao Tong University (CN)
National Natural Science Foundation of China, Fundamental Research Funds for the Central Universities
Reduced inequalities
Openalex Percentile: Top 38%
Parallel Computing and Optimization Techniques
0.49
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Phoenix: A Dynamically Reconfigurable Hybrid Memory System Combining Caching and Migration — Cong Zhou, Shengan Zheng, et al. · IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2024) | TGRS Research Map | TGRS