Modeling of Single-Phase Three-Level Power Factor Correction Converter and Design of Double-Loop Controller

This paper presents the improved modeling of single-phase three-level power factor correction (PFC) converters and the design techniques of double-loop controllers. Conventional single-phase PFC circuits cannot easily be used to design double-loop controllers, due to the 120[Hz] ripple at the output voltage. A paper applying dq transform to a single-phase PFC circuit or research on controller design has been published, but research results on the double-loop controller design have not been clearly presented. The PFC converter having a three-level topology has the advantages of high efficiency and wide control range compared with conventional single-level PFC converters, but designing the double-loop controller is not easy due to the complexity of the control technique. In this paper, we present the research results of applying the single-phase PFC dual-loop controller design technique with 120[Hz] voltage ripple to a three-level topology. A state-space expression applicable to the full duty range was constructed to obtain a transfer function and a double-loop controller design was performed using MATLAB SISOTOOL. The designed controller demonstrated the validity of the design through PSIM simulation, and the designed controller is manufactured and experimented to verify the effectiveness of the system design.

Authors

Publication Details

Journal
The Transactions of the Korean Institute of Power Electronics
Published
2024-08-20
DOI
https://doi.org/10.6113/tkpe.2024.29.4.316
Primary Topic
Multilevel Inverters and Converters
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Modeling of Single-Phase Three-Level Power Factor Correction Converter and Design of Double-Loop Controller

Jun-Hyeok Han, Il-Song Kim
The Transactions of the Korean Institute of Power Electronics
Multilevel Inverters and Converters
article

Modeling of Single-Phase Three-Level Power Factor Correction Converter and Design of Double-Loop Controller

Jun-Hyeok Han, Il-Song Kim
article en

Abstract

This paper presents the improved modeling of single-phase three-level power factor correction (PFC) converters and the design techniques of double-loop controllers. Conventional single-phase PFC circuits cannot easily be used to design double-loop controllers, due to the 120[Hz] ripple at the output voltage. A paper applying dq transform to a single-phase PFC circuit or research on controller design has been published, but research results on the double-loop controller design have not been clearly presented. The PFC converter having a three-level topology has the advantages of high efficiency and wide control range compared with conventional single-level PFC converters, but designing the double-loop controller is not easy due to the complexity of the control technique. In this paper, we present the research results of applying the single-phase PFC dual-loop controller design technique with 120[Hz] voltage ripple to a three-level topology. A state-space expression applicable to the full duty range was constructed to obtain a transfer function and a double-loop controller design was performed using MATLAB SISOTOOL. The designed controller demonstrated the validity of the design through PSIM simulation, and the designed controller is manufactured and experimented to verify the effectiveness of the system design.

The Transactions of the Korean Institute of Power ElectronicsVol. 29(4)
Affordable and clean energy
Openalex Percentile: Top 88%
Multilevel Inverters and Converters
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.