Modeling of Grid Tied PV Inverter to Improve its Performance During Unbalanced Load and Unbalance Fault

Integrating solar through inverter brings about various challenges in the microgrids and the inverter itself. This paper aims to the study of problems in the operation of inverter during unbalance load and unbalance fault condition along with the possible control measures to mitigate those problems to ensure the safe and reliable operation of the inverter. A grid connected PV inverter is modeled using hysteresis band controller and implementing the MPPT of the PV system with the buck boost converter. During unbalance load and unbalance fault condition, the negative and zero sequence components of current exists. All the zero-sequence component of current is delivered by the grid. The negative sequence component of current also flows through the inverter resulting in high value of current and loss of stability. Also, the voltage across the dc link capacitor increases during fault. The high value of current flowing through the inverter and high voltage across dc link capacitor may damages the inverter and capacitor respectively. An inverter dual current controller is introduced replacing the hysteresis band control such that the negative sequence component of current flowing through the inverter is almost mitigated from 600A to 10A and positive sequence current is also reduced relatively to a tolerable value 150A from 550A. The total current flowing through the inverter is limited to 200A from 950A and voltage across dc link capacitor is limited to 700V from 1050V during LG fault at the inverter side thus ensuring safe operation of the inverter during voltage dip condition. A further study can be done on limiting the positive sequence component of current to a rated value and improving the performance while operating in islanded mode.

Authors

Institutions

Publication Details

Journal
KEC Journal of Science and Engineering
Published
2024-09-02
DOI
https://doi.org/10.3126/kjse.v8i1.69275
Primary Topic
Microgrid Control and Optimization
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Modeling of Grid Tied PV Inverter to Improve its Performance During Unbalanced Load and Unbalance Fault

Indraman Tamrakar, Aashish Dahal, Bibek Khanal, Kulchandra Bhattarai et al.
KEC Journal of Science and Engineering
Microgrid Control and Optimization
article

Modeling of Grid Tied PV Inverter to Improve its Performance During Unbalanced Load and Unbalance Fault

Indraman Tamrakar, Aashish Dahal, Bibek Khanal, Kulchandra Bhattarai, Lenish Shrestha
article en

Abstract

Integrating solar through inverter brings about various challenges in the microgrids and the inverter itself. This paper aims to the study of problems in the operation of inverter during unbalance load and unbalance fault condition along with the possible control measures to mitigate those problems to ensure the safe and reliable operation of the inverter. A grid connected PV inverter is modeled using hysteresis band controller and implementing the MPPT of the PV system with the buck boost converter. During unbalance load and unbalance fault condition, the negative and zero sequence components of current exists. All the zero-sequence component of current is delivered by the grid. The negative sequence component of current also flows through the inverter resulting in high value of current and loss of stability. Also, the voltage across the dc link capacitor increases during fault. The high value of current flowing through the inverter and high voltage across dc link capacitor may damages the inverter and capacitor respectively. An inverter dual current controller is introduced replacing the hysteresis band control such that the negative sequence component of current flowing through the inverter is almost mitigated from 600A to 10A and positive sequence current is also reduced relatively to a tolerable value 150A from 550A. The total current flowing through the inverter is limited to 200A from 950A and voltage across dc link capacitor is limited to 700V from 1050V during LG fault at the inverter side thus ensuring safe operation of the inverter during voltage dip condition. A further study can be done on limiting the positive sequence component of current to a rated value and improving the performance while operating in islanded mode.

KEC Journal of Science and EngineeringVol. 8(1)
Nepal Development Research Institute (NP)
Affordable and clean energy
Openalex Percentile: Top 85%
Microgrid Control and Optimization
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.