Simulation Study on Comparison of “Inside-Channel” and “On-Dielectric” Source Contact Modifications on the Performance of the Vertical Organic Field Effect Transistors

The channel length in vertical organic field effect transistors (VOFETs) is defined by the organic semiconductor (OSC) thin film thickness that can be in the nanometer range, which allows it to operate at low voltages, hence reducing the power consumption. The reduced channel length also leads to a much higher OFF-state current, and this can increase power leakage and deteriorate the performance, and hence, OFF-state current must be reduced using the modification of the VOFET structure. To address the high OFF-state current issue, modifications on the perforated source contact are explored using simulation studies. In geometrical modifications, the two structures viz. “on-dielectric” (OD) and “inside-channel” (IC) source contacts are compared, where the “OD” source contact is on the gate oxide layer, whereas “IC” source contact denotes an underlying OSC layer. The simulation results show that for optimized conditions, the “OD” source contact performed better than the “IC” source contact. The source contacts are further modified with insulating layers to improve the ON/OFF ratio and subthreshold swing (SS) in both geometries. The results suggest that reducing the thickness of the buried OSC layer in the “IC” contact configuration with top and side walls of source contact coated with insulator leads to the best performance having an ON/OFF ratio <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$\sim 10^{{8}}$ </tex-math></inline-formula> and SS 141 mV/decade. The improvements occur as the charge carrier injection takes place from the bottom side of the contact, and hence, the applied gate voltage can provide better control over the injection barrier due to the direct in-sight position of the source injection region.

Authors

Institutions

Publication Details

Journal
IEEE Transactions on Electron Devices
Published
2024-08-23
DOI
https://doi.org/10.1109/ted.2024.3442188
Citations
2
Primary Topic
Organic Electronics and Photovoltaics
Type
article
Field-Weighted Citation Impact
0.42

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Simulation Study on Comparison of “Inside-Channel” and “On-Dielectric” Source Contact Modifications on the Performance of the Vertical Organic Field Effect Transistors

Ramesh Singh Bisht, Sirsendu Ghosh, Pramod Kumar
2 citations
IEEE Transactions on Electron Devices
Organic Electronics and Photovoltaics
0.42
article

Simulation Study on Comparison of “Inside-Channel” and “On-Dielectric” Source Contact Modifications on the Performance of the Vertical Organic Field Effect Transistors

Ramesh Singh Bisht, Sirsendu Ghosh, Pramod Kumar
article en
2 citations

Abstract

The channel length in vertical organic field effect transistors (VOFETs) is defined by the organic semiconductor (OSC) thin film thickness that can be in the nanometer range, which allows it to operate at low voltages, hence reducing the power consumption. The reduced channel length also leads to a much higher OFF-state current, and this can increase power leakage and deteriorate the performance, and hence, OFF-state current must be reduced using the modification of the VOFET structure. To address the high OFF-state current issue, modifications on the perforated source contact are explored using simulation studies. In geometrical modifications, the two structures viz. “on-dielectric” (OD) and “inside-channel” (IC) source contacts are compared, where the “OD” source contact is on the gate oxide layer, whereas “IC” source contact denotes an underlying OSC layer. The simulation results show that for optimized conditions, the “OD” source contact performed better than the “IC” source contact. The source contacts are further modified with insulating layers to improve the ON/OFF ratio and subthreshold swing (SS) in both geometries. The results suggest that reducing the thickness of the buried OSC layer in the “IC” contact configuration with top and side walls of source contact coated with insulator leads to the best performance having an ON/OFF ratio <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$\sim 10^{{8}}$ </tex-math></inline-formula> and SS 141 mV/decade. The improvements occur as the charge carrier injection takes place from the bottom side of the contact, and hence, the applied gate voltage can provide better control over the injection barrier due to the direct in-sight position of the source injection region.

IEEE Transactions on Electron DevicesVol. 71(10)
Indian Institute of Technology Bombay (IN)
Indian Institute of Technology Bombay
Openalex Percentile: Top 39%
Organic Electronics and Photovoltaics
0.42
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.