Logical Synchrony and the Bittide Mechanism

We introduce logical synchrony, a framework that allows distributed computing to be coordinated as tightly as in synchronous systems without the distribution of a global clock or any reference to universal time. We develop a model of events called a logical synchrony network, in which nodes correspond to processors and every node has an associated local clock which generates the events. We construct a measure of logical latency and develop its properties. A further model, called a multiclock network, is then analyzed and shown to be a refinement of the logical synchrony network. We present the bittide mechanism as an instantiation of multiclock networks, and discuss the clock control mechanism that ensures that buffers do not overflow or underflow. Finally we give conditions under which a logical synchrony network has an equivalent synchronous realization.

Authors

Institutions

Publication Details

Journal
IEEE Transactions on Parallel and Distributed Systems
Published
2024-08-16
DOI
https://doi.org/10.1109/tpds.2024.3444739
Citations
26
Primary Topic
Neural dynamics and brain function
Type
article
Field-Weighted Citation Impact
8.91
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Logical Synchrony and the Bittide Mechanism

Tammo Spalink, Cǎlin Caşcaval, Martin Izzard, Sanjay Lall
26 citations
IEEE Transactions on Parallel and Distributed Systems
Neural dynamics and brain function
8.91
article

Logical Synchrony and the Bittide Mechanism

Tammo Spalink, Cǎlin Caşcaval, Martin Izzard, Sanjay Lall
article en
26 citations

Abstract

We introduce logical synchrony, a framework that allows distributed computing to be coordinated as tightly as in synchronous systems without the distribution of a global clock or any reference to universal time. We develop a model of events called a logical synchrony network, in which nodes correspond to processors and every node has an associated local clock which generates the events. We construct a measure of logical latency and develop its properties. A further model, called a multiclock network, is then analyzed and shown to be a refinement of the logical synchrony network. We present the bittide mechanism as an instantiation of multiclock networks, and discuss the clock control mechanism that ensures that buffers do not overflow or underflow. Finally we give conditions under which a logical synchrony network has an equivalent synchronous realization.

IEEE Transactions on Parallel and Distributed SystemsVol. 35(11)
Google (United States) (US)
Openalex Percentile: Top 1%
Neural dynamics and brain function
8.91
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.